mirror of
https://aur.archlinux.org/linux-vfio.git
synced 2025-10-31 01:46:57 +00:00
58 lines
2.8 KiB
Diff
58 lines
2.8 KiB
Diff
From patchwork Wed Apr 25 20:27:37 2018
|
|
Content-Type: text/plain; charset="utf-8"
|
|
MIME-Version: 1.0
|
|
Content-Transfer-Encoding: 8bit
|
|
Subject: PCI: Add Intel 7th & 8th Gen mobile to ACS quirks
|
|
From: Alex Williamson <alex.williamson@redhat.com>
|
|
X-Patchwork-Id: 10364243
|
|
Message-Id: <152468799766.12449.11245066753252100117.stgit@w520.home>
|
|
To: bhelgaas@google.com
|
|
Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org
|
|
Date: Wed, 25 Apr 2018 14:27:37 -0600
|
|
|
|
The specification update indicates these have the same errate for
|
|
implementing non-standard ACS capabilities.
|
|
|
|
Signed-off-by: Alex Williamson <alex.williamson@redhat.com>
|
|
---
|
|
drivers/pci/quirks.c | 14 ++++++++++++++
|
|
1 file changed, 14 insertions(+)
|
|
|
|
diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
|
|
index 2990ad1e7c99..6d0dee40dbe5 100644
|
|
--- a/drivers/pci/quirks.c
|
|
+++ b/drivers/pci/quirks.c
|
|
@@ -4230,11 +4230,24 @@ static int pci_quirk_qcom_rp_acs(struct pci_dev *dev, u16 acs_flags)
|
|
* 0xa290-0xa29f PCI Express Root port #{0-16}
|
|
* 0xa2e7-0xa2ee PCI Express Root port #{17-24}
|
|
*
|
|
+ * Mobile chipsets are also affected, 7th & 8th Generation
|
|
+ * Specification update confirms ACS errata 22, status no fix: (7th Generation
|
|
+ * Intel Processor Family I/O for U/Y Platforms and 8th Generation Intel
|
|
+ * Processor Family I/O for U Quad Core Platforms Specification Update,
|
|
+ * August 2017, Revision 002, Document#: 334660-002)[6]
|
|
+ * Device IDs from I/O datasheet: (7th Generation Intel Processor Family I/O
|
|
+ * for U/Y Platforms and 8th Generation Intel ® Processor Family I/O for U
|
|
+ * Quad Core Platforms, Vol 1 of 2, August 2017, Document#: 334658-003)[7]
|
|
+ *
|
|
+ * 0x9d10-0x9d1b PCI Express Root port #{1-12}
|
|
+ *
|
|
* [1] http://www.intel.com/content/www/us/en/chipsets/100-series-chipset-datasheet-vol-2.html
|
|
* [2] http://www.intel.com/content/www/us/en/chipsets/100-series-chipset-datasheet-vol-1.html
|
|
* [3] http://www.intel.com/content/www/us/en/chipsets/100-series-chipset-spec-update.html
|
|
* [4] http://www.intel.com/content/www/us/en/chipsets/200-series-chipset-pch-spec-update.html
|
|
* [5] http://www.intel.com/content/www/us/en/chipsets/200-series-chipset-pch-datasheet-vol-1.html
|
|
+ * [6] https://www.intel.com/content/www/us/en/processors/core/7th-gen-core-family-mobile-u-y-processor-lines-i-o-spec-update.html
|
|
+ * [7] https://www.intel.com/content/www/us/en/processors/core/7th-gen-core-family-mobile-u-y-processor-lines-i-o-datasheet-vol-1.html
|
|
*/
|
|
static bool pci_quirk_intel_spt_pch_acs_match(struct pci_dev *dev)
|
|
{
|
|
@@ -4244,6 +4257,7 @@ static bool pci_quirk_intel_spt_pch_acs_match(struct pci_dev *dev)
|
|
switch (dev->device) {
|
|
case 0xa110 ... 0xa11f: case 0xa167 ... 0xa16a: /* Sunrise Point */
|
|
case 0xa290 ... 0xa29f: case 0xa2e7 ... 0xa2ee: /* Union Point */
|
|
+ case 0x9d10 ... 0x9d1b: /* 7th & 8th Gen Mobile */
|
|
return true;
|
|
}
|
|
|