Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-07-26 23:13:54 +00:00
Code Issues Packages Projects Releases Wiki Activity

Initial Commit

Browse Source
This commit is contained in:
Sajid
2024-09-07 18:00:09 +06:00
commit 0f9a53f75a
3352 changed files with 1563708 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
thirdparty/capstone/suite/MC/AArch64/armv8.1a-lor.txt.cs vendored Normal file
View File

@@ -0,0 +1,21 @@
# CS_ARCH_AARCH64, None, None
# This regression test file is new. The option flags could not be determined.
# LLVM uses the following mattr = ['mattr=+v8.1a']
0x20,0x7c,0xdf,0x08 == ldlarb w0, [x1]
0x20,0x7c,0xdf,0x48 == ldlarh w0, [x1]
0x20,0x7c,0xdf,0x88 == ldlar w0, [x1]
0x20,0x7c,0xdf,0xc8 == ldlar x0, [x1]
0x20,0x7c,0x9f,0x08 == stllrb w0, [x1]
0x20,0x7c,0x9f,0x48 == stllrh w0, [x1]
0x20,0x7c,0x9f,0x88 == stllr w0, [x1]
0x20,0x7c,0x9f,0xc8 == stllr x0, [x1]
0x00,0xa4,0x18,0xd5 == msr LORSA_EL1, x0
0x20,0xa4,0x18,0xd5 == msr LOREA_EL1, x0
0x40,0xa4,0x18,0xd5 == msr LORN_EL1, x0
0x60,0xa4,0x18,0xd5 == msr LORC_EL1, x0
0xe0,0xa4,0x18,0xd5 == msr S3_0_C10_C4_7, x0
0x00,0xa4,0x38,0xd5 == mrs x0, LORSA_EL1
0x20,0xa4,0x38,0xd5 == mrs x0, LOREA_EL1
0x40,0xa4,0x38,0xd5 == mrs x0, LORN_EL1
0x60,0xa4,0x38,0xd5 == mrs x0, LORC_EL1
0xe0,0xa4,0x38,0xd5 == mrs x0, LORID_EL1