Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-07-26 23:13:54 +00:00
Code Issues Packages Projects Releases Wiki Activity

Initial Commit

Browse Source
This commit is contained in:
Sajid
2024-09-07 18:00:09 +06:00
commit 0f9a53f75a
3352 changed files with 1563708 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

30
thirdparty/capstone/suite/MC/AArch64/armv8.1a-vhe.txt.cs vendored Normal file
View File

@@ -0,0 +1,30 @@
# CS_ARCH_AARCH64, None, None
# This regression test file is new. The option flags could not be determined.
# LLVM uses the following mattr = ['mattr=+v8.1a']
0x20,0x20,0x1c,0xd5 == msr TTBR1_EL2, x0
0x20,0xd0,0x1c,0xd5 == msr CONTEXTIDR_EL2, x0
0x00,0xe3,0x1c,0xd5 == msr CNTHV_TVAL_EL2, x0
0x40,0xe3,0x1c,0xd5 == msr CNTHV_CVAL_EL2, x0
0x20,0xe3,0x1c,0xd5 == msr CNTHV_CTL_EL2, x0
0x00,0x10,0x1d,0xd5 == msr SCTLR_EL12, x0
0x40,0x10,0x1d,0xd5 == msr CPACR_EL12, x0
0x00,0x20,0x1d,0xd5 == msr TTBR0_EL12, x0
0x20,0x20,0x1d,0xd5 == msr TTBR1_EL12, x0
0x40,0x20,0x1d,0xd5 == msr TCR_EL12, x0
0x00,0x51,0x1d,0xd5 == msr AFSR0_EL12, x0
0x20,0x51,0x1d,0xd5 == msr AFSR1_EL12, x0
0x00,0x52,0x1d,0xd5 == msr ESR_EL12, x0
0x00,0x60,0x1d,0xd5 == msr FAR_EL12, x0
0x00,0xa2,0x1d,0xd5 == msr MAIR_EL12, x0
0x00,0xa3,0x1d,0xd5 == msr AMAIR_EL12, x0
0x00,0xc0,0x1d,0xd5 == msr VBAR_EL12, x0
0x20,0xd0,0x1d,0xd5 == msr CONTEXTIDR_EL12, x0
0x00,0xe1,0x1d,0xd5 == msr CNTKCTL_EL12, x0
0x00,0xe2,0x1d,0xd5 == msr CNTP_TVAL_EL02, x0
0x20,0xe2,0x1d,0xd5 == msr CNTP_CTL_EL02, x0
0x40,0xe2,0x1d,0xd5 == msr CNTP_CVAL_EL02, x0
0x00,0xe3,0x1d,0xd5 == msr CNTV_TVAL_EL02, x0
0x20,0xe3,0x1d,0xd5 == msr CNTV_CTL_EL02, x0
0x40,0xe3,0x1d,0xd5 == msr CNTV_CVAL_EL02, x0
0x00,0x40,0x1d,0xd5 == msr SPSR_EL12, x0
0x20,0x40,0x1d,0xd5 == msr ELR_EL12, x0