mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-07-26 23:13:54 +00:00
Initial Commit
This commit is contained in:
13
thirdparty/capstone/suite/MC/AArch64/armv8.5a-specrestrict.s.cs
vendored
Normal file
13
thirdparty/capstone/suite/MC/AArch64/armv8.5a-specrestrict.s.cs
vendored
Normal file
@@ -0,0 +1,13 @@
|
||||
# CS_ARCH_AARCH64, 0, None
|
||||
|
||||
0x89,0x03,0x38,0xd5 == mrs x9, {{id_pfr2_el1|ID_PFR2_EL1}}
|
||||
0xe8,0xd0,0x3b,0xd5 == mrs x8, {{scxtnum_el0|SCXTNUM_EL0}}
|
||||
0xe7,0xd0,0x38,0xd5 == mrs x7, {{scxtnum_el1|SCXTNUM_EL1}}
|
||||
0xe6,0xd0,0x3c,0xd5 == mrs x6, {{scxtnum_el2|SCXTNUM_EL2}}
|
||||
0xe5,0xd0,0x3e,0xd5 == mrs x5, {{scxtnum_el3|SCXTNUM_EL3}}
|
||||
0xe4,0xd0,0x3d,0xd5 == mrs x4, {{scxtnum_el12|SCXTNUM_EL12}}
|
||||
0xe8,0xd0,0x1b,0xd5 == msr {{scxtnum_el0|SCXTNUM_EL0}}, x8
|
||||
0xe7,0xd0,0x18,0xd5 == msr {{scxtnum_el1|SCXTNUM_EL1}}, x7
|
||||
0xe6,0xd0,0x1c,0xd5 == msr {{scxtnum_el2|SCXTNUM_EL2}}, x6
|
||||
0xe5,0xd0,0x1e,0xd5 == msr {{scxtnum_el3|SCXTNUM_EL3}}, x5
|
||||
0xe4,0xd0,0x1d,0xd5 == msr {{scxtnum_el12|SCXTNUM_EL12}}, x4
|
Reference in New Issue
Block a user