mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-07-26 23:13:54 +00:00
Initial Commit
This commit is contained in:
14
thirdparty/capstone/suite/MC/AArch64/trbe.txt.cs
vendored
Normal file
14
thirdparty/capstone/suite/MC/AArch64/trbe.txt.cs
vendored
Normal file
@@ -0,0 +1,14 @@
|
||||
# CS_ARCH_AARCH64, 0, None
|
||||
0x00,0x9b,0x38,0xd5 = mrs x0, TRBLIMITR_EL1
|
||||
0x20,0x9b,0x38,0xd5 = mrs x0, TRBPTR_EL1
|
||||
0x40,0x9b,0x38,0xd5 = mrs x0, TRBBASER_EL1
|
||||
0x60,0x9b,0x38,0xd5 = mrs x0, TRBSR_EL1
|
||||
0x80,0x9b,0x38,0xd5 = mrs x0, TRBMAR_EL1
|
||||
0xc0,0x9b,0x38,0xd5 = mrs x0, TRBTRG_EL1
|
||||
0xe0,0x9b,0x38,0xd5 = mrs x0, TRBIDR_EL1
|
||||
0x00,0x9b,0x18,0xd5 = msr TRBLIMITR_EL1, x0
|
||||
0x20,0x9b,0x18,0xd5 = msr TRBPTR_EL1, x0
|
||||
0x40,0x9b,0x18,0xd5 = msr TRBBASER_EL1, x0
|
||||
0x60,0x9b,0x18,0xd5 = msr TRBSR_EL1, x0
|
||||
0x80,0x9b,0x18,0xd5 = msr TRBMAR_EL1, x0
|
||||
0xc0,0x9b,0x18,0xd5 = msr TRBTRG_EL1, x0
|
Reference in New Issue
Block a user