Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-07-27 07:23:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

Initial Commit

Browse Source
This commit is contained in:
Sajid
2024-09-07 18:00:09 +06:00
commit 0f9a53f75a
3352 changed files with 1563708 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

160
thirdparty/capstone/tests/MC/AArch64/SME2/ld1w.s.yaml vendored Normal file
View File

@@ -0,0 +1,160 @@
test_cases:
-
input:
bytes: [ 0x00, 0x40, 0x00, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z0.s, z8.s }, pn8/z, [x0, x0, lsl #2]"
-
input:
bytes: [ 0x55, 0x55, 0x15, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z21.s, z29.s }, pn13/z, [x10, x21, lsl #2]"
-
input:
bytes: [ 0xb7, 0x4d, 0x08, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z23.s, z31.s }, pn11/z, [x13, x8, lsl #2]"
-
input:
bytes: [ 0xf7, 0x5f, 0x1f, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z23.s, z31.s }, pn15/z, [sp, xzr, lsl #2]"
-
input:
bytes: [ 0x00, 0x40, 0x40, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z0.s, z8.s }, pn8/z, [x0]"
-
input:
bytes: [ 0x55, 0x55, 0x45, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z21.s, z29.s }, pn13/z, [x10, #10, mul vl]"
-
input:
bytes: [ 0xb7, 0x4d, 0x48, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z23.s, z31.s }, pn11/z, [x13, #-16, mul vl]"
-
input:
bytes: [ 0xf7, 0x5f, 0x4f, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z23.s, z31.s }, pn15/z, [sp, #-2, mul vl]"
-
input:
bytes: [ 0x00, 0xc0, 0x00, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z0.s, z4.s, z8.s, z12.s }, pn8/z, [x0, x0, lsl #2]"
-
input:
bytes: [ 0x51, 0xd5, 0x15, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z17.s, z21.s, z25.s, z29.s }, pn13/z, [x10, x21, lsl #2]"
-
input:
bytes: [ 0xb3, 0xcd, 0x08, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z19.s, z23.s, z27.s, z31.s }, pn11/z, [x13, x8, lsl #2]"
-
input:
bytes: [ 0xf3, 0xdf, 0x1f, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z19.s, z23.s, z27.s, z31.s }, pn15/z, [sp, xzr, lsl #2]"
-
input:
bytes: [ 0x00, 0xc0, 0x40, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z0.s, z4.s, z8.s, z12.s }, pn8/z, [x0]"
-
input:
bytes: [ 0x51, 0xd5, 0x45, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z17.s, z21.s, z25.s, z29.s }, pn13/z, [x10, #20, mul vl]"
-
input:
bytes: [ 0xb3, 0xcd, 0x48, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z19.s, z23.s, z27.s, z31.s }, pn11/z, [x13, #-32, mul vl]"
-
input:
bytes: [ 0xf3, 0xdf, 0x4f, 0xa1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "ld1w { z19.s, z23.s, z27.s, z31.s }, pn15/z, [sp, #-4, mul vl]"