Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-07-27 07:23:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

Initial Commit

Browse Source
This commit is contained in:
Sajid
2024-09-07 18:00:09 +06:00
commit 0f9a53f75a
3352 changed files with 1563708 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

80
thirdparty/capstone/tests/MC/AArch64/SME2/uqrshrn.s.yaml vendored Normal file
View File

@@ -0,0 +1,80 @@
test_cases:
-
input:
bytes: [ 0x20, 0xdc, 0x60, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z0.b, { z0.s - z3.s }, #32"
-
input:
bytes: [ 0x35, 0xdd, 0x75, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z21.b, { z8.s - z11.s }, #11"
-
input:
bytes: [ 0xb7, 0xdd, 0x68, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z23.b, { z12.s - z15.s }, #24"
-
input:
bytes: [ 0xbf, 0xdf, 0x7f, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z31.b, { z28.s - z31.s }, #1"
-
input:
bytes: [ 0x20, 0xdc, 0xa0, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z0.h, { z0.d - z3.d }, #64"
-
input:
bytes: [ 0x35, 0xdd, 0xf5, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z21.h, { z8.d - z11.d }, #11"
-
input:
bytes: [ 0xb7, 0xdd, 0xe8, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z23.h, { z12.d - z15.d }, #24"
-
input:
bytes: [ 0xbf, 0xdf, 0xff, 0xc1 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
expected:
insns:
-
asm_text: "uqrshrn z31.h, { z28.d - z31.d }, #1"