mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-07-27 07:23:56 +00:00
Initial Commit
This commit is contained in:
Sajid
400
thirdparty/capstone/tests/MC/AArch64/SVE/decw.s.yaml
vendored
Normal file
400
thirdparty/capstone/tests/MC/AArch64/SVE/decw.s.yaml
vendored
Normal file
@@ -0,0 +1,400 @@
|
||||
test_cases:
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xbf, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, all, mul #16"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x00, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, pow2"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x20, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl1"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x40, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl2"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x60, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl3"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x80, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl4"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xa0, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl5"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xc0, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl6"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl7"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x00, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl8"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x20, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl16"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x40, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl32"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x60, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl64"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x80, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl128"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xa0, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl256"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xc0, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, #14"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x80, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, #28"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe7, 0xbf, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, all, mul #16"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x00, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, pow2"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x20, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl1"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x40, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl2"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x60, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl3"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x80, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl4"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xa0, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl5"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xc0, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl6"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xe0, 0xe4, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl7"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x00, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl8"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x20, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl16"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x40, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl32"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x60, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl64"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x80, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl128"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xa0, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, vl256"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0xc0, 0xe5, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, #14"
|
||||
|
||||
-
|
||||
input:
|
||||
bytes: [ 0x80, 0xe7, 0xb0, 0x04 ]
|
||||
arch: "CS_ARCH_AARCH64"
|
||||
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||||
expected:
|
||||
insns:
|
||||
-
|
||||
asm_text: "decw x0, #28"
|
||||
Reference in New Issue
Block a user