Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-07-27 07:23:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

Initial Commit

Browse Source
This commit is contained in:
Sajid
2024-09-07 18:00:09 +06:00
commit 0f9a53f75a
3352 changed files with 1563708 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

200
thirdparty/capstone/tests/MC/AArch64/SVE/ldff1w.s.yaml vendored Normal file
View File

@@ -0,0 +1,200 @@
test_cases:
-
input:
bytes: [ 0xff, 0x7f, 0x7f, 0xa5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.d }, p7/z, [sp]"
-
input:
bytes: [ 0xff, 0x7f, 0x5f, 0xa5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.s }, p7/z, [sp]"
-
input:
bytes: [ 0xff, 0x7f, 0x7f, 0xa5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.d }, p7/z, [sp]"
-
input:
bytes: [ 0xff, 0x7f, 0x5f, 0xa5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.s }, p7/z, [sp]"
-
input:
bytes: [ 0x00, 0x60, 0x40, 0xa5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.s }, p0/z, [x0, x0, lsl #2]"
-
input:
bytes: [ 0x00, 0x60, 0x60, 0xa5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.d }, p0/z, [x0, x0, lsl #2]"
-
input:
bytes: [ 0x00, 0x60, 0x00, 0x85 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.s }, p0/z, [x0, z0.s, uxtw]"
-
input:
bytes: [ 0x00, 0x60, 0x40, 0x85 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.s }, p0/z, [x0, z0.s, sxtw]"
-
input:
bytes: [ 0xff, 0x7f, 0x3f, 0x85 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.s }, p7/z, [sp, z31.s, uxtw #2]"
-
input:
bytes: [ 0xff, 0x7f, 0x7f, 0x85 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.s }, p7/z, [sp, z31.s, sxtw #2]"
-
input:
bytes: [ 0xff, 0xff, 0x5f, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.d }, p7/z, [sp, z31.d]"
-
input:
bytes: [ 0xb7, 0xed, 0x68, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z23.d }, p3/z, [x13, z8.d, lsl #2]"
-
input:
bytes: [ 0x55, 0x75, 0x15, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z21.d }, p5/z, [x10, z21.d, uxtw]"
-
input:
bytes: [ 0x55, 0x75, 0x55, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z21.d }, p5/z, [x10, z21.d, sxtw]"
-
input:
bytes: [ 0x00, 0x60, 0x20, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.d }, p0/z, [x0, z0.d, uxtw #2]"
-
input:
bytes: [ 0x00, 0x60, 0x60, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.d }, p0/z, [x0, z0.d, sxtw #2]"
-
input:
bytes: [ 0xff, 0xff, 0x3f, 0x85 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.s }, p7/z, [z31.s, #124]"
-
input:
bytes: [ 0x00, 0xe0, 0x20, 0x85 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.s }, p0/z, [z0.s]"
-
input:
bytes: [ 0xff, 0xff, 0x3f, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z31.d }, p7/z, [z31.d, #124]"
-
input:
bytes: [ 0x00, 0xe0, 0x20, 0xc5 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "ldff1w { z0.d }, p0/z, [z0.d]"