Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-07-27 07:23:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

Initial Commit

Browse Source
This commit is contained in:
Sajid
2024-09-07 18:00:09 +06:00
commit 0f9a53f75a
3352 changed files with 1563708 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

180
thirdparty/capstone/tests/MC/AArch64/SVE/matrix-multiply-int8.s.yaml vendored Normal file
View File

@@ -0,0 +1,180 @@
test_cases:
-
input:
bytes: [ 0x20, 0x98, 0xc2, 0x45 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "ummla z0.s, z1.b, z2.b"
-
input:
bytes: [ 0x20, 0x98, 0x02, 0x45 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "smmla z0.s, z1.b, z2.b"
-
input:
bytes: [ 0x20, 0x98, 0x82, 0x45 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "usmmla z0.s, z1.b, z2.b"
-
input:
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "movprfx z0, z7"
-
input:
bytes: [ 0x20, 0x98, 0xc2, 0x45 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "ummla z0.s, z1.b, z2.b"
-
input:
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "movprfx z0, z7"
-
input:
bytes: [ 0x20, 0x98, 0x02, 0x45 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "smmla z0.s, z1.b, z2.b"
-
input:
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "movprfx z0, z7"
-
input:
bytes: [ 0x20, 0x98, 0x82, 0x45 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "usmmla z0.s, z1.b, z2.b"
-
input:
bytes: [ 0x20, 0x78, 0x82, 0x44 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "usdot z0.s, z1.b, z2.b"
-
input:
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "movprfx z0, z7"
-
input:
bytes: [ 0x20, 0x78, 0x82, 0x44 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "usdot z0.s, z1.b, z2.b"
-
input:
bytes: [ 0x20, 0x18, 0xa2, 0x44 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "usdot z0.s, z1.b, z2.b[0]"
-
input:
bytes: [ 0x20, 0x1c, 0xba, 0x44 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "sudot z0.s, z1.b, z2.b[3]"
-
input:
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "movprfx z0, z7"
-
input:
bytes: [ 0x20, 0x18, 0xa2, 0x44 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "usdot z0.s, z1.b, z2.b[0]"
-
input:
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "movprfx z0, z7"
-
input:
bytes: [ 0x20, 0x1c, 0xa2, 0x44 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve", "+i8mm" ]
expected:
insns:
-
asm_text: "sudot z0.s, z1.b, z2.b[0]"