mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-07-27 07:23:56 +00:00
Add missing thirdparty files
This commit is contained in:
60
thirdparty/capstone/suite/synctools/tablegen/X86/X86InstrTSX.td
vendored
Normal file
60
thirdparty/capstone/suite/synctools/tablegen/X86/X86InstrTSX.td
vendored
Normal file
@@ -0,0 +1,60 @@
|
||||
//===-- X86InstrVMX.td - TSX Instruction Set Extension -----*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
// This file is distributed under the University of Illinois Open Source
|
||||
// License. See LICENSE.TXT for details.
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
//
|
||||
// This file describes the instructions that make up the Intel TSX instruction
|
||||
// set.
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// TSX instructions
|
||||
|
||||
def X86xtest: SDNode<"X86ISD::XTEST", SDTypeProfile<1, 0, [SDTCisVT<0, i32>]>,
|
||||
[SDNPHasChain, SDNPSideEffect]>;
|
||||
|
||||
let SchedRW = [WriteSystem] in {
|
||||
|
||||
//let usesCustomInserter = 1 in
|
||||
//def XBEGIN : I<0, Pseudo, (outs GR32:$dst), (ins),
|
||||
// "# XBEGIN", [(set GR32:$dst, (int_x86_xbegin))]>,
|
||||
// Requires<[HasRTM]>;
|
||||
|
||||
let isBranch = 1, isTerminator = 1, Defs = [EAX] in {
|
||||
def XBEGIN_2 : Ii16PCRel<0xc7, MRM_F8, (outs), (ins brtarget16:$dst),
|
||||
"xbegin\t$dst", []>, OpSize16;
|
||||
def XBEGIN_4 : Ii32PCRel<0xc7, MRM_F8, (outs), (ins brtarget32:$dst),
|
||||
"xbegin\t$dst", []>, OpSize32;
|
||||
}
|
||||
|
||||
// Pseudo instruction to fake the definition of EAX on the fallback code path.
|
||||
//let isPseudo = 1, Defs = [EAX] in {
|
||||
//def XABORT_DEF : I<0, Pseudo, (outs), (ins), "# XABORT DEF", []>;
|
||||
//}
|
||||
|
||||
def XEND : I<0x01, MRM_D5, (outs), (ins),
|
||||
"xend", [(int_x86_xend)]>, TB, Requires<[HasRTM]>;
|
||||
|
||||
let Defs = [EFLAGS] in
|
||||
def XTEST : I<0x01, MRM_D6, (outs), (ins),
|
||||
"xtest", [(set EFLAGS, (X86xtest))]>, TB, Requires<[HasRTM]>;
|
||||
|
||||
def XABORT : Ii8<0xc6, MRM_F8, (outs), (ins i8imm:$imm),
|
||||
"xabort\t$imm",
|
||||
[(int_x86_xabort imm:$imm)]>, Requires<[HasRTM]>;
|
||||
} // SchedRW
|
||||
|
||||
// HLE prefixes
|
||||
let SchedRW = [WriteSystem] in {
|
||||
|
||||
let isAsmParserOnly = 1 in {
|
||||
def XACQUIRE_PREFIX : I<0xF2, RawFrm, (outs), (ins), "xacquire", []>;
|
||||
def XRELEASE_PREFIX : I<0xF3, RawFrm, (outs), (ins), "xrelease", []>;
|
||||
}
|
||||
|
||||
} // SchedRW
|
Reference in New Issue
Block a user