Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-11-04 06:47:09 +00:00
Code Issues Packages Projects Releases Wiki Activity

Handle float to integer conversion overflow.

Browse Source
This commit is contained in:
Skyth
2024-09-23 18:24:50 +03:00
parent 7f43723ff0
commit aef470a0f0
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
PowerRecomp/recompiler.cpp
View File

@@ -433,17 +433,17 @@ bool Recompiler::Recompile(const Function& fn, uint32_t base, const ppc_insn& in
case PPC_INST_FCTID: case PPC_INST_FCTID:
println("\tctx.fpscr.setFlushMode(false);"); println("\tctx.fpscr.setFlushMode(false);");
println("\tctx.f{}.s64 = _mm_cvtsd_si64(_mm_load1_pd(&ctx.f{}.f64));", insn.operands[0], insn.operands[1]); println("\tctx.f{}.s64 = (ctx.f{}.f64 > double(LLONG_MAX)) ? LLONG_MAX : _mm_cvtsd_si64(_mm_load1_pd(&ctx.f{}.f64));", insn.operands[0], insn.operands[1], insn.operands[1]);
break; break;
case PPC_INST_FCTIDZ: case PPC_INST_FCTIDZ:
println("\tctx.fpscr.setFlushMode(false);"); println("\tctx.fpscr.setFlushMode(false);");
println("\tctx.f{}.s64 = _mm_cvttsd_si64(_mm_load1_pd(&ctx.f{}.f64));", insn.operands[0], insn.operands[1]); println("\tctx.f{}.s64 = (ctx.f{}.f64 > double(LLONG_MAX)) ? LLONG_MAX : _mm_cvttsd_si64(_mm_load1_pd(&ctx.f{}.f64));", insn.operands[0], insn.operands[1], insn.operands[1]);
break; break;
case PPC_INST_FCTIWZ: case PPC_INST_FCTIWZ:
println("\tctx.fpscr.setFlushMode(false);"); println("\tctx.fpscr.setFlushMode(false);");
println("\tctx.f{}.s64 = _mm_cvttsd_si32(_mm_load1_pd(&ctx.f{}.f64));", insn.operands[0], insn.operands[1]); println("\tctx.f{}.s64 = (ctx.f{}.f64 > double(INT_MAX)) ? INT_MAX : _mm_cvttsd_si32(_mm_load1_pd(&ctx.f{}.f64));", insn.operands[0], insn.operands[1], insn.operands[1]);
break; break;
case PPC_INST_FDIV: case PPC_INST_FDIV:
@@ -518,7 +518,7 @@ bool Recompiler::Recompile(const Function& fn, uint32_t base, const ppc_insn& in
case PPC_INST_FRES: case PPC_INST_FRES:
println("\tctx.fpscr.setFlushMode(false);"); println("\tctx.fpscr.setFlushMode(false);");
println("\tctx.f{}.f64 = 1.0f / float(ctx.f{}.f64);", insn.operands[0], insn.operands[1]); println("\tctx.f{}.f64 = float(1.0 / ctx.f{}.f64);", insn.operands[0], insn.operands[1]);
break; break;
case PPC_INST_FRSP: case PPC_INST_FRSP: