Hello_User/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-07-22 04:47:13 +00:00
Code Issues Packages Projects Releases Wiki Activity

Further inaccuracy fixes.

Browse Source
This commit is contained in:
Skyth
2024-09-20 17:01:57 +03:00
parent 0e59052324
commit fb97a569f9
3 changed files with 95 additions and 34 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
thirdparty/disasm/ppc-dis.c vendored
View File

@@ -843,10 +843,10 @@ const struct powerpc_operand powerpc_operands[] =
{ 3, 18, NULL, NULL, 0 },
#define VD3D1 VD3D0 + 1
{ 2, 16, NULL, NULL, 0 },
{ 3, 16, NULL, NULL, 0 },
#define VD3D2 VD3D1 + 1
{ 2, 6, NULL, NULL, 0 },
{ 3, 6, NULL, NULL, 0 },
/* The SIMM field in a VX form instruction. */
#define SIMM VD3D2 + 1
@@ -1825,10 +1825,10 @@ extract_vperm (unsigned long insn,
#define VXR_MASK VXR(0x3f, 0x3ff, 1)
/* An VX128 form instruction. */
#define VX128(op, xop) (OP(op) | (((unsigned long)(xop)) & 0x7d0))
#define VX128(op, xop) (OP(op) | (((unsigned long)(xop)) & 0x3d0))
/* The mask for an VX form instruction. */
#define VX128_MASK VX(0x3f, 0x7d0)
#define VX128_MASK VX(0x3f, 0x3d0)
/* An VX128 form instruction. */
#define VX128_1(op, xop) (OP(op) | (((unsigned long)(xop)) & 0x7f3))
@@ -2541,11 +2541,10 @@ const struct powerpc_opcode powerpc_opcodes[] = {
{ "vminfp128", VX128(6, 704), VX128_MASK, PPCVEC128, { VD128, VA128, VB128 }, PPC_INST_VMINFP128 },
{ "vmrghw128", VX128(6, 768), VX128_MASK, PPCVEC128, { VD128, VA128, VB128 }, PPC_INST_VMRGHW128 },
{ "vmrglw128", VX128(6, 832), VX128_MASK, PPCVEC128, { VD128, VA128, VB128 }, PPC_INST_VMRGLW128 },
{ "vupkhsb128", VX128(6, 896), VX128_MASK, PPCVEC128, { VD128, VB128 }, PPC_INST_VUPKHSB128 },
{ "vupklsb128", VX128(6, 960), VX128_MASK, PPCVEC128, { VD128, VB128 }, PPC_INST_VUPKLSB128 },
{ "vupkhsh128", VX128(6, 1952), VX128_MASK, PPCVEC128, { VD128, VB128 }, PPC_INST_VUPKHSH128 },
{ "vupklsh128", VX128(6, 2016), VX128_MASK, PPCVEC128, { VD128, VB128 }, PPC_INST_VUPKLSH128 },
{ "vupkhsb128", VX128(6, 896), VX128_MASK, PPCVEC128, { VD128, VB128, VA128 }, PPC_INST_VUPKHSB128 },
{ "vupklsb128", VX128(6, 960), VX128_MASK, PPCVEC128, { VD128, VB128, VA128 }, PPC_INST_VUPKLSB128 },
//{ "vupkhsh128", VX128(6, 1952), VX128_MASK, PPCVEC128, { VD128, VB128 }, PPC_INST_VUPKHSH128 },
//{ "vupklsh128", VX128(6, 2016), VX128_MASK, PPCVEC128, { VD128, VB128 }, PPC_INST_VUPKLSH128 },
{ "evaddw", VX(4, 512), VX_MASK, PPCSPE, { RS, RA, RB }, PPC_INST_EVADDW },
{ "evaddiw", VX(4, 514), VX_MASK, PPCSPE, { RS, RB, UIMM }, PPC_INST_EVADDIW },