2017-06-23 03:51:45 +00:00
|
|
|
From c3466f73ee88a129b5955d4f2049e79688183e96 Mon Sep 17 00:00:00 2001
|
2016-10-23 19:48:56 +00:00
|
|
|
From: Mark Weiman <mark.weiman@markzz.com>
|
2017-06-23 03:51:45 +00:00
|
|
|
Date: Thu, 22 Jun 2017 21:27:07 -0400
|
2016-10-23 19:48:56 +00:00
|
|
|
Subject: [PATCH] i915: Add module option to support VGA arbiter on HD devices
|
2016-06-13 22:43:18 +00:00
|
|
|
|
|
|
|
---
|
2016-10-23 19:48:56 +00:00
|
|
|
drivers/gpu/drm/i915/i915_drv.c | 22 +++++++++++++++++++---
|
2016-06-13 22:43:18 +00:00
|
|
|
drivers/gpu/drm/i915/i915_params.c | 5 +++++
|
|
|
|
drivers/gpu/drm/i915/i915_params.h | 1 +
|
2017-03-10 22:29:12 +00:00
|
|
|
drivers/gpu/drm/i915/intel_display.c | 34 ++++++++++++++++++++++++++++++++++
|
2016-10-23 19:48:56 +00:00
|
|
|
drivers/gpu/drm/i915/intel_drv.h | 1 +
|
2017-03-10 22:29:12 +00:00
|
|
|
5 files changed, 60 insertions(+), 3 deletions(-)
|
2016-06-13 22:43:18 +00:00
|
|
|
|
2016-10-23 19:48:56 +00:00
|
|
|
diff --git a/drivers/gpu/drm/i915/i915_drv.c b/drivers/gpu/drm/i915/i915_drv.c
|
2017-06-23 03:51:45 +00:00
|
|
|
index edacd31ae1a1..c45b8c6e5883 100644
|
2016-10-23 19:48:56 +00:00
|
|
|
--- a/drivers/gpu/drm/i915/i915_drv.c
|
|
|
|
+++ b/drivers/gpu/drm/i915/i915_drv.c
|
2017-06-23 03:51:45 +00:00
|
|
|
@@ -573,10 +573,20 @@ static int i915_load_modeset_init(struct drm_device *dev)
|
2016-06-13 22:43:18 +00:00
|
|
|
* If we are a secondary display controller (!PCI_DISPLAY_CLASS_VGA),
|
|
|
|
* then we do not take part in VGA arbitration and the
|
|
|
|
* vga_client_register() fails with -ENODEV.
|
2017-06-23 03:51:45 +00:00
|
|
|
+ *
|
|
|
|
+ * NB. The set_decode callback here actually works on GMCH
|
2016-06-13 22:43:18 +00:00
|
|
|
+ * devices, on newer HD devices we can only disable VGA MMIO space.
|
|
|
|
+ * Disabling VGA I/O space requires disabling I/O in the PCI command
|
|
|
|
+ * register. Nonetheless, we like to pretend that we participate in
|
|
|
|
+ * VGA arbitration and can dynamically disable VGA I/O space because
|
|
|
|
+ * this makes X happy, even though it's a complete lie.
|
|
|
|
*/
|
2017-06-23 03:51:45 +00:00
|
|
|
- ret = vga_client_register(pdev, dev_priv, NULL, i915_vga_set_decode);
|
2016-06-13 22:43:18 +00:00
|
|
|
- if (ret && ret != -ENODEV)
|
|
|
|
- goto out;
|
2017-03-10 22:29:12 +00:00
|
|
|
+ if (!i915.enable_hd_vgaarb || !HAS_PCH_SPLIT(dev_priv)) {
|
|
|
|
+ ret = vga_client_register(pdev, dev, NULL,
|
2016-06-13 22:43:18 +00:00
|
|
|
+ i915_vga_set_decode);
|
|
|
|
+ if (ret && ret != -ENODEV)
|
|
|
|
+ goto out;
|
|
|
|
+ }
|
|
|
|
|
|
|
|
intel_register_dsm_handler();
|
|
|
|
|
2017-03-10 22:29:12 +00:00
|
|
|
@@ -619,6 +629,12 @@ static int i915_load_modeset_init(struct drm_device *dev)
|
2016-06-13 22:43:18 +00:00
|
|
|
if (ret)
|
|
|
|
goto cleanup_gem;
|
|
|
|
|
|
|
|
+ /*
|
|
|
|
+ * Must do this after fbcon init so that
|
|
|
|
+ * vgacon_save_screen() works during the handover.
|
|
|
|
+ */
|
2017-03-10 22:29:12 +00:00
|
|
|
+ i915_disable_vga_mem(dev_priv);
|
2016-06-13 22:43:18 +00:00
|
|
|
+
|
|
|
|
/* Only enable hotplug handling once the fbdev is fully set up. */
|
|
|
|
intel_hpd_init(dev_priv);
|
|
|
|
|
|
|
|
diff --git a/drivers/gpu/drm/i915/i915_params.c b/drivers/gpu/drm/i915/i915_params.c
|
2017-06-23 03:51:45 +00:00
|
|
|
index 0e280fbd52f1..f47675d24bf8 100644
|
2016-06-13 22:43:18 +00:00
|
|
|
--- a/drivers/gpu/drm/i915/i915_params.c
|
|
|
|
+++ b/drivers/gpu/drm/i915/i915_params.c
|
2017-03-10 22:29:12 +00:00
|
|
|
@@ -51,6 +51,7 @@ struct i915_params i915 __read_mostly = {
|
2016-06-13 22:43:18 +00:00
|
|
|
.invert_brightness = 0,
|
|
|
|
.disable_display = 0,
|
2017-06-23 03:51:45 +00:00
|
|
|
.enable_cmd_parser = true,
|
2016-06-13 22:43:18 +00:00
|
|
|
+ .enable_hd_vgaarb = false,
|
|
|
|
.use_mmio_flip = 0,
|
|
|
|
.mmio_debug = 0,
|
|
|
|
.verbose_state_checks = 1,
|
2017-06-23 03:51:45 +00:00
|
|
|
@@ -192,6 +193,10 @@ module_param_named_unsafe(enable_cmd_parser, i915.enable_cmd_parser, bool, 0400)
|
2016-06-13 22:43:18 +00:00
|
|
|
MODULE_PARM_DESC(enable_cmd_parser,
|
2017-06-23 03:51:45 +00:00
|
|
|
"Enable command parsing (true=enabled [default], false=disabled)");
|
2016-06-13 22:43:18 +00:00
|
|
|
|
|
|
|
+module_param_named(enable_hd_vgaarb, i915.enable_hd_vgaarb, bool, 0444);
|
|
|
|
+MODULE_PARM_DESC(enable_hd_vgaarb,
|
|
|
|
+ "Enable support for VGA arbitration on Intel HD IGD. (default: false)");
|
|
|
|
+
|
|
|
|
module_param_named_unsafe(use_mmio_flip, i915.use_mmio_flip, int, 0600);
|
|
|
|
MODULE_PARM_DESC(use_mmio_flip,
|
|
|
|
"use MMIO flips (-1=never, 0=driver discretion [default], 1=always)");
|
|
|
|
diff --git a/drivers/gpu/drm/i915/i915_params.h b/drivers/gpu/drm/i915/i915_params.h
|
2017-06-23 03:51:45 +00:00
|
|
|
index 8e433de04679..e3c294cdfebf 100644
|
2016-06-13 22:43:18 +00:00
|
|
|
--- a/drivers/gpu/drm/i915/i915_params.h
|
|
|
|
+++ b/drivers/gpu/drm/i915/i915_params.h
|
2017-03-10 22:29:12 +00:00
|
|
|
@@ -61,6 +61,7 @@ struct i915_params {
|
2016-06-13 22:43:18 +00:00
|
|
|
bool reset;
|
2017-03-10 22:29:12 +00:00
|
|
|
bool error_capture;
|
2016-06-13 22:43:18 +00:00
|
|
|
bool disable_display;
|
|
|
|
+ bool enable_hd_vgaarb;
|
|
|
|
bool verbose_state_checks;
|
|
|
|
bool nuclear_pageflip;
|
2016-10-23 19:48:56 +00:00
|
|
|
bool enable_dp_mst;
|
2016-06-13 22:43:18 +00:00
|
|
|
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
|
2017-06-23 03:51:45 +00:00
|
|
|
index 5370dbec7a7d..f25eb8eea591 100644
|
2016-06-13 22:43:18 +00:00
|
|
|
--- a/drivers/gpu/drm/i915/intel_display.c
|
|
|
|
+++ b/drivers/gpu/drm/i915/intel_display.c
|
2017-06-23 03:51:45 +00:00
|
|
|
@@ -16525,6 +16525,37 @@ static void i915_disable_vga(struct drm_i915_private *dev_priv)
|
2016-06-13 22:43:18 +00:00
|
|
|
POSTING_READ(vga_reg);
|
|
|
|
}
|
|
|
|
|
2017-03-10 22:29:12 +00:00
|
|
|
+static void i915_enable_vga_mem(struct drm_i915_private *dev_priv)
|
2016-06-13 22:43:18 +00:00
|
|
|
+{
|
2017-03-10 22:29:12 +00:00
|
|
|
+ struct pci_dev *pdev = dev_priv->drm.pdev;
|
|
|
|
+
|
2016-06-13 22:43:18 +00:00
|
|
|
+ /* Enable VGA memory on Intel HD */
|
2017-03-10 22:29:12 +00:00
|
|
|
+ if (i915.enable_hd_vgaarb && HAS_PCH_SPLIT(dev_priv)) {
|
|
|
|
+ vga_get_uninterruptible(pdev, VGA_RSRC_LEGACY_IO);
|
2016-06-13 22:43:18 +00:00
|
|
|
+ outb(inb(VGA_MSR_READ) | VGA_MSR_MEM_EN, VGA_MSR_WRITE);
|
2017-03-10 22:29:12 +00:00
|
|
|
+ vga_set_legacy_decoding(pdev, VGA_RSRC_LEGACY_IO |
|
2016-06-13 22:43:18 +00:00
|
|
|
+ VGA_RSRC_LEGACY_MEM |
|
|
|
|
+ VGA_RSRC_NORMAL_IO |
|
|
|
|
+ VGA_RSRC_NORMAL_MEM);
|
2017-03-10 22:29:12 +00:00
|
|
|
+ vga_put(pdev, VGA_RSRC_LEGACY_IO);
|
2016-06-13 22:43:18 +00:00
|
|
|
+ }
|
|
|
|
+}
|
|
|
|
+
|
2017-03-10 22:29:12 +00:00
|
|
|
+void i915_disable_vga_mem(struct drm_i915_private *dev_priv)
|
2016-06-13 22:43:18 +00:00
|
|
|
+{
|
2017-03-10 22:29:12 +00:00
|
|
|
+ struct pci_dev *pdev = dev_priv->drm.pdev;
|
|
|
|
+
|
2016-06-13 22:43:18 +00:00
|
|
|
+ /* Disable VGA memory on Intel HD */
|
2017-03-10 22:29:12 +00:00
|
|
|
+ if (i915.enable_hd_vgaarb && HAS_PCH_SPLIT(dev_priv)) {
|
|
|
|
+ vga_get_uninterruptible(pdev, VGA_RSRC_LEGACY_IO);
|
2016-06-13 22:43:18 +00:00
|
|
|
+ outb(inb(VGA_MSR_READ) & ~VGA_MSR_MEM_EN, VGA_MSR_WRITE);
|
2017-03-10 22:29:12 +00:00
|
|
|
+ vga_set_legacy_decoding(pdev, VGA_RSRC_LEGACY_IO |
|
2016-06-13 22:43:18 +00:00
|
|
|
+ VGA_RSRC_NORMAL_IO |
|
|
|
|
+ VGA_RSRC_NORMAL_MEM);
|
2017-03-10 22:29:12 +00:00
|
|
|
+ vga_put(pdev, VGA_RSRC_LEGACY_IO);
|
2016-06-13 22:43:18 +00:00
|
|
|
+ }
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
void intel_modeset_init_hw(struct drm_device *dev)
|
|
|
|
{
|
2016-10-23 19:48:56 +00:00
|
|
|
struct drm_i915_private *dev_priv = to_i915(dev);
|
2017-06-23 03:51:45 +00:00
|
|
|
@@ -16967,6 +16998,7 @@ void i915_redisable_vga_power_on(struct drm_i915_private *dev_priv)
|
2016-06-13 22:43:18 +00:00
|
|
|
if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) {
|
|
|
|
DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
|
2017-03-10 22:29:12 +00:00
|
|
|
i915_disable_vga(dev_priv);
|
|
|
|
+ i915_disable_vga_mem(dev_priv);
|
2016-06-13 22:43:18 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-06-23 03:51:45 +00:00
|
|
|
@@ -17296,6 +17328,8 @@ void intel_modeset_cleanup(struct drm_device *dev)
|
2016-10-23 19:48:56 +00:00
|
|
|
{
|
|
|
|
struct drm_i915_private *dev_priv = to_i915(dev);
|
2016-06-13 22:43:18 +00:00
|
|
|
|
2017-03-10 22:29:12 +00:00
|
|
|
+ i915_enable_vga_mem(dev_priv);
|
2016-06-13 22:43:18 +00:00
|
|
|
+
|
2017-03-10 22:29:12 +00:00
|
|
|
flush_work(&dev_priv->atomic_helper.free_work);
|
|
|
|
WARN_ON(!llist_empty(&dev_priv->atomic_helper.free_list));
|
2016-06-13 22:43:18 +00:00
|
|
|
|
|
|
|
diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h
|
2017-06-23 03:51:45 +00:00
|
|
|
index 344f238b283f..f70cab001517 100644
|
2016-06-13 22:43:18 +00:00
|
|
|
--- a/drivers/gpu/drm/i915/intel_drv.h
|
|
|
|
+++ b/drivers/gpu/drm/i915/intel_drv.h
|
2017-06-23 03:51:45 +00:00
|
|
|
@@ -1240,6 +1240,7 @@ int vlv_get_cck_clock(struct drm_i915_private *dev_priv,
|
2017-02-10 16:08:50 +00:00
|
|
|
void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv);
|
|
|
|
void lpt_disable_iclkip(struct drm_i915_private *dev_priv);
|
2016-10-23 19:48:56 +00:00
|
|
|
extern const struct drm_plane_funcs intel_plane_funcs;
|
2017-03-10 22:29:12 +00:00
|
|
|
+extern void i915_disable_vga_mem(struct drm_i915_private *dev_priv);
|
2016-10-23 19:48:56 +00:00
|
|
|
void intel_init_display_hooks(struct drm_i915_private *dev_priv);
|
2017-02-10 16:08:50 +00:00
|
|
|
unsigned int intel_fb_xy_to_linear(int x, int y,
|
|
|
|
const struct intel_plane_state *state,
|
2016-06-13 22:43:18 +00:00
|
|
|
--
|
2017-06-23 03:51:45 +00:00
|
|
|
2.13.1
|
2016-06-13 22:43:18 +00:00
|
|
|
|